

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Gustavson, et al.

Serial No.: 10/671,888

Group Art Unit: 2193

Filed: September 29, 2003

Examiner: Ngo, C.

For: METHOD AND STRUCTURE FOR PRODUCING HIGH PERFORMANCE
LINEAR ALGEBRA ROUTINES USING REGISTER BLOCK DATA
FORMAT ROUTINES

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450
Box AF

OK TO ENTER: /C.N./

AMENDMENT UNDER 37 C.F.R. §1.116

07/30/2008

Sir:

In response to the Office Action mailed June 27, 2008, please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which begins on page 2 of this paper.

Remarks begin on page 9 of this paper.

AMENDMENTS TO THE CLAIMS:

1. (Previously presented) A computer, comprising:

a processor;

a memory system; and

a co-processing unit with an associated a plurality of data registers for data exchange, wherein said computer is controlled to implement a method of increasing efficiency in executing a matrix operation that uses matrix data in a standard format, said standard format comprising one of a column major format and a row major format, said matrix operation being executed in said co-processing unit, said method comprising:

for matrix data stored in said standard format in said memory system, wherein said matrix data comprises data of any of a complete matrix, a complete submatrix, or a part of a matrix or submatrix, using said processor to separate said matrix data into blocks of data, each said block having a size p-by-q; and

rearranging by said processor and placing in said memory system of said computer, for retrieval in a repetitive manner for executing said matrix operation, said blocks of data to be contiguous data, wherein data within said blocks retain an original matrix data content but said blocks are moved to be in an ordering different from an original ordering of said blocks within said matrix, such that said matrix data is represented in a format that permits said matrix data to be moved from said memory system into a position in said plurality of data registers for performing said matrix operation more quickly than if said matrix data had been moved as stored in said standard format.

2. (Currently amended) The computer of claim 22, wherein said co-processing unit comprises a floating point unit (FPU) and said loading of said matrix data into said subset of

Serial No. 10/671,888
Docket No. YOR920030169US1 (YOR.463)

data registers comprises loading said blocks from said ~~storage-memory system~~ into a subset of data registers in ~~said set of data registers~~, using a deviation from a ~~single normal-slow~~ floating point loading instruction of the floating point unit (FPU) of the computer by loading data words in a ~~new different~~ word order, using a multiple loading capability of said computer, thereby ~~producing~~ allowing a fast ~~optimal~~ multiple loading of said data.

3. (Canceled)

4. (Previously presented) The computer of claim 1, wherein said size p-by-q comprises a 2-by-2 block.

5. (Currently amended) The computer of claim 2, wherein said ~~deviation from normal floating point~~ loading comprises a crisscrossing or achieves an effect of a crisscrossing of elements about a diagonal of said blocks.

6. (Currently amended) The computer of claim 2, said method further comprising:

selectively, at least one of loading input data and storing a result of said matrix operation into or out of said co-processing unit from an L1 cache or ~~elsewhere in~~ said memory system by at least one of a subset of optimal load and store instructions, said loading and storing being dictated by an optimal FPU loading or storage instruction.

7. (Currently amended) The computer of claim 2, wherein said ~~deviation of said normal floating point loading instruction~~ loading in different word order, in combination with said ~~nonstandard-register block~~ format, provides a result data of a transpose of a submatrix of said matrix data to reside in said data registers of said FPU for said matrix operation.

Serial No. 10/671,888
Docket No. YOR920030169US1 (YOR.463)

8. (Canceled)

9. (Currently amended) The computer of claim 6, wherein said ~~matrix operation comprises a~~
linear algebra operation ~~that~~ comprises one of a BLAS kernel or of a factorization kernel.

10-20. (Canceled)

21. (Currently amended) The computer of claim 1, said matrix data thereby being stored in a
register block format that differs from said standard format, said method further comprising:

repetitively retrieving said matrix data from said memory system as matrix data in a
said new register block format; and

loading said matrix data into ~~at least~~ a subset of ~~said set of~~ data registers in ~~a new or~~
~~optimal~~ said register block format, said register block format predetermined to be an optimal
format ~~comprising a format of said matrix data in said data registers~~ such that a minimal
possible time is required to ~~utilize~~ get said matrix data in said data registers correctly for in
said matrix operation in said co-processing unit.

22. (Currently amended) The computer of claim 21, wherein said computer includes at least
one of a machine architecture and an instruction set having one or more features that are less
than optimal for executing said matrix operation in said standard format with said co-
processing unit, and said new register block format of matrix data and said loading, as
comprising a fast loading made possible by said register format into said subset of data
registers, together provide a mechanism that overcomes said one or more features that are
less than optimal for executing said matrix operation.

Serial No. 10/671,888
Docket No. YOR920030169US1 (YOR.463)

23. (Canceled)

24. (Currently amended) ~~The computer of claim 23~~ A computer comprising:

a processor;

a storage; and

a co-processing unit,

said computer configured to implement a method of increasing efficiency in executing a matrix operation that uses matrix data in a standard format, said standard format comprising one of a column major format and a row major format, said method comprising:

converting, by said processor, at least a part of said matrix data into a new or optimal matrix format comprising contiguous data that no longer represents said matrix data in said standard format, said optimal matrix format comprising a representation of a subset of said matrix data that is predetermined to permit a loading of said matrix data from said storage into said co-processing unit optimally to perform said matrix operation in a minimal time in said processing unit, said optimal matrix format comprising a re-arrangement of blocks of said matrix data wherein data within each block retains its original values, said method further comprising; and

repetitively loading a selected block of matrix data in said optimal matrix format into said processing co-processing unit for correctly executing said matrix operation, wherein said loading comprises repetitively placing data of said selected block into predetermined registers of a register set of said co-processing unit.

Serial No. 10/671,888

Docket No. YOR920030169US1 (YOR.463)

25. (Previously presented) The computer of claim 24, said method further comprising:

processing, by said co-processing unit, said matrix operation on data in said selected block, a result of said processing being stored in predetermined registers of said register set; and

storing said result from said predetermined registers of said register set into said storage.

26. (Canceled)

27. (Currently amended) ~~The computer of claim 26, said method further comprising: A~~
computer, comprising:

a processor;

a storage; and

a co-processing with an associated plurality of data registers for data exchange,

said computer having at least one of a machine architecture and an instruction set having one or more features that are less than optimal for executing a matrix operation, thereby causing a disadvantage in processing data for said matrix operation, said computer configured to implement a method of overcoming said disadvantage by software instructions, said method comprising:

rearranging, by said processor, at least a part of matrix data to be used in said matrix operation into a plurality of blocks, each block having size p-by-q, such that said matrix data is no longer stored in a standard matrix format comprising one of a row major format and a column major format, said rearranged matrix data in said blocks being stored in said storage as contiguous blocks of contiguous data in a new format such that an original content of data within said blocks is retained but an ordering of said blocks is changed,

Serial No. 10/671,888
Docket No. YOR920030169US1 (YOR.463)

wherein said new format of said matrix data is predetermined to allow said matrix data to be placed from said storage into said co-processing unit for processing said matrix data in said matrix operation such that said disadvantage on said computer is overcome and said matrix processing will be correctly executed; and

repetitively loading said matrix data in said new format from said storage into at least a subset of said data registers of said co-processing unit in a new or optimal format that allows a minimal possible time to get data into said processing unit to utilize said matrix data in said matrix operation.

28. (Canceled)

29. (Currently amended) ~~The computer of claim 28~~ A computer, comprising:

a processor;

a storage; and

a co-processing unit with an associated a plurality of data registers for data exchange, said computer configured to implement a method of overcoming a hardware disadvantage on said computer relative to a specific processing on a specific computer architecture/set of instructions using said co-processing unit, said hardware disadvantage reducing an efficiency of said specific processing, said method comprising:

using first software instructions to preliminarily process input data by said processor in a manner to generate a first error relative to said specific processing, said first error comprising a conversion of said input data into a predetermined new format of said input data; and

using second software instructions to subsequently process said input data in said new format in a manner to generate a correcting error relative to said specific processing,

Serial No. 10/671,888

Docket No. YOR920030169US1 (YOR.463)

said correcting error comprising a loading said input data into said plurality of data registers in a new word order of said input data,

wherein first software instructions in combination with said second software instructions overcome said disadvantage and computes a correct result,

wherein said specific processing comprises a matrix operation, said disadvantage comprises a loading of matrix data from said storage into said co-processing unit that causes a non optimal processing of said matrix data in said matrix operation, said first error comprises storing said matrix data in said storage in a format that converts said matrix data from a standard column major or row major format into a new format predetermined to overcome said disadvantage when said data is subjected to said correcting error such that an original content of data within said blocks is retained but an ordering of said blocks is changed, and said correcting error comprises loading said data in said new format from said storage into said plurality of data registers using a loading format comprising a non standard word order of said matrix data, permitting said loading to be done optimally and said matrix processing to be done correctly.

Serial No. 10/671,888

Docket No. YOR920030169US1 (YOR.463)

REMARKS

Entry of this amendment is proper under 37 CFR §1.116, since there are no new claims or issues and the only claim amendments place the remaining claims into condition for immediate allowance.

Claims 1, 2, 4-7, 9, 21, 22, 24, 25, 27, and 29 are all the claims currently pending. Claims 3, 8, 10-20, 23, 26, and 28 have been canceled without prejudice or disclaimer in an attempt to expedite prosecution by placing all allowable claims into condition for immediate allowance.

In the Office Action mailed on June 27, 2008, the Examiner indicated that claims 1 and 4 were allowed and that claims 24, 25, 27, and 29 would be allowable if rewritten in independent format.

Claims 2, 21, 22, and 24 stand rejected under 35 USC §112, second paragraph, as indefinite. The above claim revisions are believed to appropriately address the Examiner's concerns for these claims, and if the Examiner has any additional concerns, Applicants request that he call Applicants' representative at the number below.

Claims 17-19 stand rejected under 35 USC §102(e) as anticipated by US Patent No. 7,031,994 to Lao et al., and claims 23, 26, and 28 stand rejected under 35 USC §103(a) as unpatentable over Lao, further in view of US Patent No. 5,025,407 to Gulley et al.

Although Applicants continue to respectfully traverse that Lao reasonably teaches or suggests the present invention, cancellation of these claims render these rejection moot, thereby placing all remaining claims into condition for immediate allowance.

In view of the foregoing, Applicants submit that claims 1, 2, 4-7, 9, 21, 22, 24, 25, 27, and 29, all the claims presently pending in the application, are patentably distinct over the prior art of record and are in condition for allowance.

The Examiner is respectfully requested to pass the above application to issue at the earliest possible time.

Should the Examiner find the application to be other than in condition for allowance, the Examiner is requested to contact the undersigned at the local telephone number listed below to discuss any other changes deemed necessary in a telephonic or personal interview.

Receipt date: 07/24/2008

Serial No. 10/671,888

Docket No. YOR920030169US1 (YOR.463)

The Commissioner is hereby authorized to charge any deficiency in fees or to credit any overpayment in fees to Assignee's Deposit Account No. 50-0510.

Respectfully Submitted,



Date: July 21, 2008

As revised July 24, 2008 to

Correct Claims 9 and 27

Frederick E. Cooperrider

Registration No. 36,769

Direct Line: (703) 761-2377

McGinn Intellectual Property Law Group, PLLC

8321 Old Courthouse Road, Suite 200


Vienna, VA 22182-3817

(703) 761-4100

Customer No. 21254

CERTIFICATION OF TRANSMISSION

I certify that I transmitted electronically, via EFS, this Amendment under 37 CFR §1.116 to the USPTO on July 24, 2008.



Frederick E. Cooperrider

Reg. No. 36,769